BUILT-IN COARSE GAIN CALIBRATION, RESOLUTION TWO-STEP TDC CMOS BY PULSE-SHRINKING FINE STAGE

Authors

  • K. VANISREE Associate Professor Department of ECE, Samskruti College of Engineering and Technology, Ghatkesar. Author
  • MUDE SREENIVASULA Professor Department of ECE, Samskruti College of Engineering and Technology, Ghatkesar. Author
  • D.NARESH Y. Assistant professor, Department of ECE, Samskruti College of Engineering and Technology, Ghatkesar. Author

DOI:

https://doi.org/10.61841/e60m7y49

Keywords:

Built-in coordination, Built-in coordinatio beat contracting (PS), transition time-to-advanced, two- stage (TS).

Abstract

This paper suggests a computerized converter (TDC) opportunity that concurrently meets a wide variety of knowledge and fine-time targets. In the second step, the suggested TDC uses beat contracting (PS) plot for a fine target and two-advance (TS) engineering for a wider range. By utilizing an implied counterbalance beat and a balance beat width identification plans, the proposed PS TDC forestalls an undesirable non-uniform contracting rate problem in the conventional PS TDCs. The suggested TS architecture obtains nonlinearity with a few techniques, introducing an implied coarse raise adjustment scheme, owing to the sign spread and extension fraud between coarse and fine phases. In a 0.18-μm normal CMOS invention, the replication results of the TDC modified display 2.0-ps objectives and 16-piece go relative to 130-ns input period interim of 0.08-mm2 area. It runs at 3.3 MS/s with a 1.8-V supply of 18.0 maws and achieves a single-shot precision of 1.44-ps.

 

 

Downloads

Download data is not yet available.

References

[1] R. B. Staszewski et al., “All-digital TX frequency synthesizer anddiscrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278– 2291, Dec. 2004.

[2] K. Asada, T. Nakura, T. Iizuka, and M. Ikeda, “Time-domain approach for analog circuits in deep sub-micron LSI,” IEICE Electron. Express, vol. 15, no. 6, pp. 1–21, 2018.

[3] P. Palojärvi, K. Määttä, and J. Kostamovaara, “Integrated time-of-flight laser radar,” IEEE Trans. Instrum. Meas., vol. 46, no. 4, pp. 996–999,

Aug. 1997.

[4] K. Sano et al., “Design and high-speed tests of a single-flux-quantum time-to-digital converter for time-of-flight mass spectrometry,” in Proc. IEEE 14th Int. Superconductive Electron. Conf. (ISEC), Jul. 2013, pp. 1–3.

[5] M.-W. Seo et al., “A 10 ps time-resolution CMOS image sensor withtwo-tap true-CDS lock- in pixels for fluorescence lifetime imaging,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 141–154, Jan. 2016.

[6] Y. Kim and T. W. Kim, “An 11 b 7 ps resolution two-step time-to digital converter with 3-D Vernier space,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 8, pp. 2326–2336, Aug. 2014.

[7] L. Vercesi, A. Liscidini, and R. Castello, “Two-dimensions Vernier time-to-digital converter,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1504–1512, Aug. 2010.

[8] B. Markovic, S. Tisa, F. A. Villa, A. Tosi, and F. Zappa, “A high-linearity,17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation,” IEEE Trans. Circuits Syst. I, Reg. Papers,

vol. 60, no. 3, pp. 557–569, Mar. 2013.

[9] C.-T. Ko, K.-P. Pun, and A. Gothenberg, “A 5-ps Vernier sub-ranging time-to-digital converter with DNL calibration,” Microelectron. J., vol. 46, no. 12, pp. 1469–1480, Dec. 2015.

[10] C.-C. Chen, S.-H. Lin, and C.-S. Hwang, “An area-efficient CMOS timeto- digital converter based on a pulse-shrinking scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014.

[11] T. Iizuka, T. Koga, T. Nakura, and K. Asada, “A fine-resolution pulse shrinking time-to- digital converter with completion detection utilizing built-in offset pulse,” in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2016, pp. 313–316.

[12] P. Chen, S.-I. Liu, and J. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 954–958, Sep. 2000.

[13] J.-P. Jansson, A. Mäntyniemi, and J. Kostamovaara, “A CMOS time-to-digital converter with better than 10 ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286–1296, Jun. 2006.

[14] V. Ramakrishnan and P. T. Balsara, “A wide-range, high-resolution,compact, CMOS time to digital converter,” in Proc. 19th Int. Conf. VLSI Design (VLSID), Jan. 2006, pp. 197– 202.

[15] S. Henzler, Time-to-Digital Converters. Amsterdam, The Netherlands: Springer, 2010.

Downloads

Published

30.09.2020

How to Cite

VANISREE, K., SREENIVASULA, M., & Y., D. (2020). BUILT-IN COARSE GAIN CALIBRATION, RESOLUTION TWO-STEP TDC CMOS BY PULSE-SHRINKING FINE STAGE. International Journal of Psychosocial Rehabilitation, 24(7), 11329-11339. https://doi.org/10.61841/e60m7y49