A NEW HARDWARE ARCHITECTURE FOR FPGA IMPLEMENTATION OF FEED FORWARD NEURAL NETWORK

Authors

  • V.A. Sumayyabeevi First year M.Tech VLSI and Embedded Systems student in APJ Abdul Kalam Technological university. Kerala. She received her B.tech degree in Electronics and Communication from University of Calicut Kerala. Author
  • JaimyJames Poovely Asst. Professor in the Department of Electronics & Communication at Adi Shankara Institute of Engineering & Technology, Kalady. She received her B.Tech in Electronics and Communications from MG university. Author
  • JaimyJames Poovely Asst. Professor in the Department of Electronics & Communication at Adi Shankara Institute of Engineering & Technology, Kalady. She received her B.Tech in Electronics and Communications from MG university. Author
  • Anju George Asst. Professor in the Department of Electronics & Communication at Adi Shankara Institute of Engineering & Technology, Kalady. She received her B.Tech in Electronics and Communications from MG University. Author

DOI:

https://doi.org/10.61841/x28aj909

Keywords:

Feed forward neural network, FFNN, systolic hardware architecture, FPGA implementation

Abstract

New chips for machine learning applications appear, they are turned for specific topology being efficient by using highly parallel designs at the cost of high power or large complex devices. Although, the computational demands of deep neural networks require flexible and efficient hardware architectures able to fit different applications, neural network types, number of inputs, outputs, layers and units in each layer , making the conversion from software to hardware easy.

 

 

Downloads

Download data is not yet available.

References

[1] Botros, N. M., Abdul-Aziz, M. (n.d.). Hardware implementation of an artificial neural network. IEEE International Conference on Neural Networks,1993

[2] Uhrig, R. E. (n.d.). Introduction to artificial neural networks. Proceedings of IECON ’95 - 21st Annual Conference on IEEE Industrial Electronics.doi:10.1109/iecon.1995

[3] Yihua Liao“Neural network in hardware: A survey,” Department of computer science University of California, Davis One Shields Avenue, Davis, CA [email protected]

[4] Botros, N. M., Abdul-Aziz, M.Hardware implementation of an artificial neural network using field programmable gate arrays (FPGA’s). ,1994

[5] M. Minsky and S. Papert, Perceptrons, The MIT Press, Cambridge, MA,Proceedings of the 2004 American Society for Engineering Education Annual Conference Exposition Copyright 2004

[6] Y,Zhou,W.Wang and X Huang, “FPGA design for PCANet, deep learning network”, in Proc.IEEE 23rd Annu.Int.Symp.Field-program custom comput Mach,May 2015

[7] V. Calayir, T. Jackson, A. Tazzoli, G. Piazza, and L. Pileggi, “Neurocomputing and associative memories based on ovenized aluminum nitride resonators,” in Neural 27 Networks (IJCNN), The International Joint Conference on. IEEE, 2013

[8] Misra, J., Saha, I. (2010). Artificial neural networks in hardware: survey of two decades of progress. Neuro computing,2010

[9] J. Tang, M.R. Varley and M.S. Peak,” hardware implementations of multi-layer feed forward neural networks and error backpropagation using 8-bit pic microcontrollers”with the Department of Electrical and Electronic Engineering,University of Central Lancashire, Preston PRl 2HE, United Kingdom.

[10] Morales Morales, C., Flores, U., Adam Medina, M., Diaz Salazar, M., Abiel Caballero,J., Criado Cruz, D., Pavoni Oliver, S.Digital Artificial Neural Network Implementation on a FPGA for data classification. IEEE Latin America Transactions,, 2015

[11] Mada, S., Mandalika, S.Analog Implementation of Artificial Neural Networks Using Forward Only Computation. Asia Modelling Symposium (AMS),2017

[12] Artificial neural networks in hardware: A survey of two decades of progress Article in neuro computing December 2010

[13] Lu, L., Liu, W., O’Neill, Swartzlander, E. E. (2013). QCA Systolic Array Design.IEEE Transactions on Computers,2011

[14] Sahin, S., Becerikli, Y., Yazici, S. (2006). Neural Network Implementationin Hardware Using FPGAs.

Lecture Notes in Computer Science,2006

[15] Zhu, J., Sutton, P.FPGA Implementations of Neural Networks –A Survey of a Decade of Progress. Lecture Notes in Computer Science,2003

[16] Iranpour, E., Sharifian, S. (2016). An FPGA implemented brain emotional learningintelligent admission controller for SaaS cloud servers. Transactions of the Instituteof Measurement and Control, 2016

[17] Saichand, V., M., N. D., S., A., Mohankumar, N.FPGA Realization of Activation Function for Artificial Neural Networks.Eighth International Conference on Intelligent Systems Design and Applications.,2008

[18] Leandro d. Medus, taras iakymchuk , jose vicente frances-villora,manuel batallermompe ´an , and alfredo rosado-mu˜noz, “A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks,” in Proc.IEEE Annu. Int. Symp. Field-Program. Custom Comput. Mach., May 2019

Published

30.09.2020

How to Cite

Sumayyabeevi, V., Poovely, J., Poovely, J., & George, A. (2020). A NEW HARDWARE ARCHITECTURE FOR FPGA IMPLEMENTATION OF FEED FORWARD NEURAL NETWORK. International Journal of Psychosocial Rehabilitation, 24(7), 11114-11121. https://doi.org/10.61841/x28aj909