Return to Article Details Design of SRAM Cell and Array Using Adiabatic Logic Download Download PDF